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This pulse generator was built to complement the Stroboscope
501, a high speed multi-flash unit capable of producing up to
6000 flashes per second. The Stroboscope is equipped with a
electro-mechanical frequency generator, however a solid state
pulse generator has the advantages of being highly accurate and
repeatable. The basic design criteria were that the generator
have several selectable frequencies within the limit of the
Stroboscope, be able to count several different amounts of pulses
and then close off automatically and be triggerab^Le from an
exterior source.The unit designed meets all these specifications.
A high speed multi-flash strobe has applications in scientific
photography where any high speed operation must be photographed.
Examples are a photograph of a bullet leaving the barrel of a rifle
or a piece of machinery operating at high speed.
INTRODUCTION
This research project involved the design and construction of
a digital pulse generator. It was desired that the Stroboscope
'501' have an exterior and independent triggering device. This
trigger system was to be in addition to the existing internal
trigger of the Stroboscope. An electronic triggering system offers
the advantages of great accuracy and repeatability in terms of
frequency and pulses produced. The generator is essentially an
information handling system, the information being a steady supply
of pulses which are processed in order to obtain a triggering of the
flash in the desired manner. The core of the research and the
projec1
is therefore in the digital processing section of the generator. It
is in this area that the most extensive research and design was done.
It was necessary to learn the operation of digital intergrated
circuits and the methology of digital processing systems. This
project served to culminate several Electrical Engineering courses
in an electronic; system that has useful application in photography.
CIRCUIT DESIGN
The circuit construction and operation can be divided into three
distinct sections, the voltage regulator, oscillator and the
frequency synthesizer. Each section will be discussed seperately




The decision to include a voltage regulator was necessitated
by the considerably demanding voltage requirements of the inter-
grated circuits which operate in the range of from 4.75 to 525
volts. This regulator effectively isolates the I.C.s from any major
voltage drop in the line input and will also supply a constant volt
age with varying load impedances. A simple zener diode type regulator
would not prove sufficient in that greater stability is desired. Due
to the extensive amount of circuits available for this purpose a pre
designed circuit was chosen and utilized, (figure l) . In addition to
its regulatory operation this circuit protects the ItC*s from any high
input voltage since the input to the regulator is only 8.5 volts. If
a pass transistor should fail and the total input voltage fall across
the load it would not prove critical to the I.C.s.
This circuit tends to restore a drop in output voltage from the pre
set 5 volts by two mechanisms. The first is as follows; a drop in the
output causes the base of Q3 to see a more positive potential and
thereby causes it to conduct less current. This in turn reduces the
base current to QA, whose reduced collector current allows more base
current to reach Q5 Conduction is thereby increased in Q5 and the
voltage drop from point A to point B increases. The second mechanism
is again started by Q3's reduced conduction allowing more current
from Rl to pass through Q2, This in turn causes Qlb and then Qla to
boost their collector currents and drive more current across the zener
diode which tends to restore any lost output voltage.
1. T.K. Hemingway, British Aircraft Corp., London















This circuit is a conventional emitter-coupled multivibrator
however the usual capacitor has been replaced by a crystal. The
output of transistor Q2 is used to vibrate the crystal which will
oscillate at its frequency of 100 K hz. This forces the whole
circuit to oscillate at that frequency. Square waves are produced
since the output is essentially a clipped sine wave due to the fact
that- the feedback causes the circuit to be overdriven.
I.C. Circuit
Within this circuit the squarewaves pulses produced in the oscil
lator are programmed according to the desired frequencies and the
number of pulses. The I.C, board and its functions are divided into
two seperate units, the frequency synthesizer and the pulse counter/
trigger, ( figure 3 ) .
The frequency synthesizer generates all the frequencies by dividing
the primary oscillator frequency of 1851 Khz, There are two dividing
I.C. components, I.C.I, a four bit binary counter and I.C. 2. a binary
coded decimal decade counter along with I.C. 3 a B.C.D, to decimal
decoder. The incoming primary frequency passes through I.C. 1 first
where depending on the position of switch SN1 it will be divided by
factors of 4,8 or 16. Following this division the pulses are sent to
I.C. 2 which can divide in B.C.D. from 1 to. 10 and in decimal by decoding
through I.C. 3-. Switch SW2 can select division factors of 6,7,8,9 or 10,
positions 2 through 5 were not used since they would result in repeta-
tive freqencies. The total frequency range is shown in table 1 along
with the appropriate switch positions.
The pulse counter and trigger compose the other half of the I.C.
board. The pulses from the frequency synthesizer must pass through a
gate before they reach the output. This gate in turn is controlled
by two other I.C.s which constitute the pulse counter. The actual gate
is two nor gates tied together (figure 4) that will pass pulses to
the output as long as input A is at logical 0. However as soon as it


















Risetime = Failtime: 40 nanosec,
Duty cycle:

























Figure 4 I.C. Board
TABLE 1






















A INPUT a OUTPUT C







L= low H= high
Figure 5 Nor Gate
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the circuit is retriggered. Point A's logic is controlled directly
by I.C, 6, a edge triggered JK flip-flop which in turn is controlled
by T.C. 5 , another 4 bit binary counter. Switch SW3 allows I.C. 5 to
count 2,4, 8 pulses or it may be grounded to allow free non operation.
The trigger mechanism operates in the following manner; when the
trigger button is depressed or a pulse is applied to the external
trigger input, the clear input of I.C. 6 goes low. This makes the Q
output to go low and since this is attached to point A of I.C. 4 pulses
will be allowed to pass to the output. Each pulse that goes past the
nor gate is counted by I.C. 5 and when either ?, 4?8 pulses have been
counted, depending on the position of switch SW3, I.C. 5 presents a
a high logic to the JK,preset inputs. I.C. 6. This causes the Q, output
to go high again and since point A also goes high the flow of pulses
is terminated until the circuit is retriggered. To prepare the circuit
to be refired so that the counter is reset to zero the reset switch
SW4 must be momentarily moved to the reset position and then back to
count. While SW4 is in the reset position a low logic is applied to
the reset input of I.C. 5 causing the counter to return to zero and at
the s<-ui.e lime a high logic is applied to the preset input of I.C. 6 to
maintain its Q output high since it might be falsely triggered by the
reset function of I.C. 5. The circuit is now prepared to be fired again.
12
SUK-IARY
At the last test the operating conditions were as follows;
Trigger: this circuit is fully operational, both the external trigger
and trigger button are capable of firing the generator in the desired
manner,
Counter: the counter was operating as desi;ned and along with the Nor
gate was terminating the flow of pulses after the desired count.
Frequency Synthesizer: Due to the fact that a souree of well shaped
square waves wcs not avaiable it was not possible to exactly determine
if the frequency division was being done as specified. However preliminary
tests did show that divison was taking place at all settings.
Voltage Regulator: this circuit is capable of supplying the full 5
volts under all operating conditions of the I.C. circuit. In addition
up to a 20';^ drop in line voltage was compensated for.
Oscillator: this is the only circuit that is not operational. At the last
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CIRCUIT TYPES SN5493, SM7493
4-LiIT D1UARY COUiiltHS




TRUTH T"3LE (Sec rm-ts 1. 2. arc 3)
Dat>Handiing Systems
s
FLAT PACKAGE (TOP VIEW)
o Control Systems
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DUAL-IDLINE PACKAGE (TOP VIEW)
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mui l "i'l:i Cr, ^ '-'cc sc
"'-'
positive lotjic: see trull: table
NC-r:o lntcrn.il Connection
NOTES: 1. Output A connectea t- incut 5
2. To reset 3(1 outputs to ic:,-a: 0 both
^0(1 ) 3nc* ^0(2) inouts nj:t beat
logics! I.
2. Either (or both) reset ncjt; ^0(1)
ard ^^(2* must be at a logical 0 to count.
description
These high-speed, monolithic 4-bit bins'-/ counters consist of four master-slave flip-flopswhich are internally intercon
nected to provide a divide-bv-two counter and a dividc-by-eighi Conner. A gated direct reset line is provided which
inhibits the count inpLits a, id simultaneously returns the four flip-flop outputs to a logical 0. As the output from flip-
flop A is not internally connected to the succeeding flip-flops the counter may be operated in two independent modes:
1. When used as a 4-bit rippla-through counter, output A must be externally connected to input B. The input
count pulses are applied to input A. Simultaneous divisions of 2, 4, 8, and 16 are performed at the A, B,
C, and D outputs as shown in the truth table above.
2. V/hen used as a 3-bit ripple-through counter, the input count pulses ore applied to input B. Simultaneous
frequency divisions of 2, 4, and 8 are available at the B, C, and D outputs. Independent use of flip-flop A is
available if the reset function coincides with reset of the 3-bit ripple-through counter.
These circuits are completely compatible with Series 54/74 TTL and DTL logic families. Average powerdissipation is
32 mW per flip-fiop (128 mW total).
absolute maximum ratings (over operating temperature range unless otherwise noted)
Supply Voltage Vcc (See Note 4) 7 V
Input Voltaae,Vjn (See Notes 4 and 5) 5.5 V
Operating Cace Temperature Range: SN5493S -55Cto125C
Operating Free-Air Temperature Range: SN5493J, SN5493N . . -55Cto125C
SN7493 Circuits 0C to 70C
Storage Temperature Range . . .... 65C to 150C
NOTES: -1. Thfsu volt.ige wjlucs jre with ruip.'ct to nouvork nround terminal.
5. Inuut sloml* mmr ho zoro or oosilivo with ri.'.;...rt to m-Kvork ground terminal
CiRCUIT TYi^S $V6m, S:J7193
4-DIT BKJAKY COU;iTE?.S
recommended operating conditions (over operating temperature range)
Supply Voltage Vcc (See Note 4): SN5493 Circuits ,
SN7493 Circuits .
Normalized Fan-Out From Each Output (See Note 6)
Width of Input Count Pulse, tp(jn)
Width of Reset Pulse, tp(rcset)
MIN NOM MAX UNIT
4.5 5 5.5 V




NOTE: 6. Fan-out from ourput A to input 0 and to 10 additional Series 54/74 loads is permitted.




TEST CONDITIONS1 MIN TYPf MAX UNIT
Input voltage required to ensure
vin(1l . . .,logical 1 at any input terminal
1 VCC= MIN 2 V
Input voltage required to ensure
logical 0 at any input terminal
2 Vcc
" MIN 'i 0.8 V
Vout(1) Logical 1 output voltage 2 j VCC
= MIN. l|02d=-400jjA 2.4 V
Vout(Q) Logical 0 output voltage 1 | VK= dim, l;nk = 16 mA 0.4 V
Logical 1 level input current at
'in(l) o o
Rqii) or P.o[2) inputs
3
Vcc
= MAX. v:n - 2.4 V 40 UA
VCC
= MAX, vin
= 5.5 V 1 mA
Logical 1 level input current at
in<1)





= 2.4 V 30 pA
VCC
" MAX, Vin
= 5.5 V 1 1 mA
,
.
. - . ..
1
'iii(O)
Luyiudi u ifewei input current at
R0(1) or R0(2) inputs
v'cc
= MAX, Vin
= 0.4 V -1.6 mA
'in(O)
Logical 0 level input current at
A or B inputs
4 VCC= MAX, Vin = 0.4 V -3.2 mA
os Short-circuit output current 5 VCC
" MAX, Wo
SN5493 -:o -57 mA
SN7433 -18 -57 mA
'CC Supply current 3 VCC
= MAX.V n=4.5V




^ For conditions shown as MIN or MAX, use the appropriate vafue specified under recommended operating conditions for the applicable
circuit type.
f All typical values are dt Vcc
= 5 V, TA
= 25C.
Not mere than one output should be shorted at a time.
switching characteristics, V^q
= 5 V, T^









= 15pF, RL-400I1 10 18 MHz
tpdl
Propagation delay time to
logical 1 level from input
count pulse to output D
6 C|_=15pF. RL
= 400fl 75 135 ns
tpdO
Propagation delay time to
logical 0 level from input
count pulse to output 0
6 C|_=15pF, RL400n 75 135 ns
8-14
SEE ORDERING INSTRUCTIONS PAGE 1-1 -
TTL
MSI
CIRCUIT TYPES St!5490, SN7490
DECADE COUNTERS
MSI TTL HIGH-SPEED DECADE COUNTERS
for applications in
Digital Computer Systems Data-Handling Systems Control Systems
logic
JORN
DUAL-INLINE PACKAGE (TOP VIEW)
TRUTH TABLES
BCD COUNT SEQUENCE
(See Note I RESET, COUNT (See Note 2)
COUNT
OUTPUT
0 c 6 A
0 0 0 0 0
1 0 0 1 0 1
2 0 0 j, 0
3 0 o ! i 1
4 0 1 0 0
5 0 | , 0 1
6 0 1 1 o !
7 0 i 1
. 1
8 1 0 0 0
9 1 0 0 1
RESET IN'JTS OUTPUT
0(1) 0'2'i| ?iM '2'
D C 8 A
1 1 0 X 0 0 0 c
1 1 X 0 oooo
X X 1 1 1 00 1
X 0 X 0 COUNT
0 X 0 i X COUNT
0 X X j 0 COUNT
X r. 1 , COUNT
NC No Internal Connection
1. Output A connected to input BD for BCD count.
2. X indicates that either a logical 1 or a logical 0 may
be present.
-i .._*
FLAT PACKAGE (TOP VIEW)
001 ip kiufi uTika (.ypiCai COuTi i CGf'i i iyui oiiOiiS
<& (b
k-f






positive logic: see truth table
These high-speed, monolithic decade counters consist
of four dual-rank, master-slave flio-flops internally
interconnected to provide a divide-by-two counter
and a divide-by-five counter. Gnted direct reset lines
are provided to inhibit count inputs and return all
outputs to lo'jical zero or to a binary coded decimal
(BCD) count of 9. As the output from flip-flop A is
not internally connected to the succeeding stages,
the'
count may be separated in three independent count
modes:
1. When used as a binary coded decimal decade counter, the BD input must be externally connected to the A
output. The A input receives the incoming count, and a count sequence is obtained in accordance with the
BCD count sequence truth table shown above. In addition to a conventional zero reset, inputs are provided
to reset a BCD count for nine's complement decimal applications.
2. If a symmetrical divide-by-ten count is desired for frequency synthesizers or other applications requiring
division of a binary count by a power of ten, the D output must be externally connected to the A input.
The input count is then applied at the BD input and a divide-by-ten square wave is obtained at output A.
3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are
required. Flip-flop A is used as a binary element for the divide-by-two function. The BD input is used to
obtain bin.iry divide-by-five operation al the B, C, and D outputs. In this mode, the two counters operate
independently; however, all four flip-flops are reset simultaneously.
These circuits aie completely compatible with Series 54/74 TTL and DTL logic families. Average powei dissipation
is 160 m'.V.
CIRCUIT TYPCS S?;5490, S."I7490
DECADE COUNTERS
absolute maximum ratings (over operating temperature range unless otherwise noted)
Supply Voltage Vcc (See Note 3)
'
7 V
Input Voltage,Vjn (See Notes 3 and 4) 5.5 V
Operating Case Temperature Range: SN5490S -55C to 125C
Operating Free-Air Temperature Range: SN5490J, SN5490N -55Cto125C
SN7490 Circuits 0C to 70C
Storage Temperature Range -65C to 150'C
NOTES: 3. These voltage values are with respect to network ground terminal.
4. Input signals must bo zero or positive with respect to network ground terminal.
recommended operating conditions (over operating temperature range)
Supply Voltage Vcc (See Note 3): SN5490 Circuits
SN7490 Circuits
Normalized Fan-Out From Each Output (See Note 5)
Width of Input Count Pulse, tp(in)
Width of Reset Pulse, tp(reset)
NOTE 5. Fan-out from output A to input BO and to 10 additional Series 54/74 loads is permitted.
MIN NOM MAX UNIT
4.5 5 5.5 V








TEST CONDITIONS* MIN TYP* MAX UNIT
Input voltage required to ensure
logical 1 at any input terminal
1 VCC
= MIN 2 V
Input voltage required to ensure







vout(1) Logical 1 output voltage 2 VCC=MIN. I|0.,h--400A 2.4 v j
vout(0) Logical 0 output voltage 1 VCC
= MIN, lsink=16mA 0.4 V
Logical 1 level input current





= 2-4 V 40 ilA
Vcc
= MAX. Vin
= 5.5 V 1 mA






= 2.4 V SO ,A
VCC
= MAX, Vin
" 5.5 V 1 mA






- 2.4 V 160 PA
VCC
= MAX, Vin
- 5.5 V 1 mA
Logical 0 level input current
(in{0> a*R0(1)*R0{2).R9m'or
R9(2)
4 VCC "MAX, Vin=0.4V -1.6 mA





- 0.4 V -3.2 mA





- 0.4 V -6.4 mA
'OS Short-circuit output current^ 5 Vcc
' MAX, Vout 0 V
SNE4?0 -20 -57 mA
SN7490 - 1 3 -57 mA
ICC Supply current 3 VCC-MAX. Vin -4.5 V
SIM5490 32 46 mA
SN7490 32 53 mA
\ 8-2
* For conditions shown as MIN or MAX, uia the appropriate value speclflad under recommenced operating condition! for the particular
circuit type.
i All typical values are at Vcc
- 6 V, TA
- 25C
3 Not more than ona output should be shoried ot a time.
-SEE ORDERING INSTRUCTIONS PAGE 1-1-
]TTL
nsi
CIRCUIT TYPES SM5442# SN5443, SM5444,
SN7442, SN7443, SH7444
4-Li!:E"TO-IO-LmE DECODERS (l-OF-10)
BCD-to-Decimal o Excess 3 Gray-to-Decimalo Excess 3-to-Decimal
Also for applications as
4-Line to 16-Line Decoders e 3-Line to 8-Line Decoders
description
These monolithic decimal decoders
consist of eight inverters and ten
four-input NAND gates. The
inverters are connected in pairs to
make BCD input data available for
decoding by the NAND gates. Full
decoding of valid input logic
ensures that all outputs remain off







(TTL) circuits with inputs and
outputs which are compatible for
use with other TTL and DTL
Circuits. D-C noKP marning pro
typically one volt and power
dissipation is typically 140
milliwatts. Full fan-out of 10 is
available at all outputs.
featuring diode-clamped inputs
j on n











. 1 1 'jT
\ 1 1 "1 1
A B CD
0123456789






nl/fr r* 7 1
j 4 D S 7 o
. 0 GND
OUTPUTS













i 0 ,1 !2.3 4|5,'6 17 8:9
0 | 0
I I I
; o i o | i <y
0|l 00
1 1
0 1 0 | I
0 110
0 I "I \\
10 0 0
10 0 1




J 1 I 0
J 1 1 1^
J 0 0 l_0
0_ 0 J
10 0 10
I 0 : 1 I
li.
CIRCUIT TYPES SH5442, SN5443, SSI5444,
SK7442, SII7443, SfJ7444
4-LME-T0-10-LME DECODERS (l-OF-10)
absolute maximum ratings (over operating temperature range unless otherwise noted)
Supply Voltage Vcc (See Note 1) 7V
Input Voltage V;n (See Note 1 ) 5.5 V
Operating Free-Air Temperature Range: SN5442, SN5443, SN5444 Circuits -55C to 1 25C
SN7442, SN7443. SN7444 Circuits 0C to 70C
Storage Temperature Range 65Cto150C
recommended operating conditions (over operating temperature range)
Supply Voltage Vcc (See Note 1): SN5442, SN5443, SN5444 Circuits .
SN7442, SN7443, SN7444 Circuits .
Normalized Fan-Out from each Output (N)
MIN MOM MAX UNIT
4.5 5 5.5 V
4.75 5 5.25 V
10




TEST CONDITIONS* MIN TYPf MAX UNIT
v_
Input voltage required to ensure
,n'







Input voltage required to ensure
ln'0'












Vout(0) Logical 0 output voltage 1
v---








= 2.4V 40 pA
VCC
" MAX. Vin
= 5.5 V 1 mA




' 0-4 V -1.6 mA
IqS Short-circuit output current 5
VCC= MAX.
SN3442, SNS4 43, SN5444 -23 -55 mA
3N7442. SM7--3. 3.N74-J4 i _-,3 -5= n-.A
'CC Supply current 4 VCc
- MAX
SN5442. SNS4-13, SN5444 | 28 41 mA
SN7442, SN74-12.SN7444 | 28 5S mA |
switching characteristics, Vqq
= 5 V, T^
=
25




TEST CONDITIONS MIN TYP MAX UNIT
Propagation delay time to
t*'0
logical 0 level through
two logic levels
6 C|_-15pF. RL-400n 10 22 30 ns
Propagation delay time to
tpdO logical 0 level through
three logic levels
6 CL=15pF. RL-400n 23 35 ns
Propagation delay time to
tpdf, logical 1 level through
two logic levels
6 Ci_*15pF. RL=-400n 10 17 25 ns
Propagation delay time to
tp<jt logical 1 level through
three logic levels
6 C|_-15pF. RL-400n 26 35 ns
* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for tha
applicable device type.
f All typical values are at VCc
" 5 V, TA
- 25C.
Not mora than one output should be shoned at a time.
-SEE ORDERING INSTRUCTIONS PAGE 1-1-
CIRCUIT TYPES S.N5402, SN7402
QUADRUPLE 2-IMPUT POSITIVE NOR GATES
schematic (each gate) S FLAT PACKAGE
(TOP VIEW)
J OR N-DUAL-IN-LINE PACKAGE
(TOP VIEW)
O C-ND
NOTE: Component VElucs sho^vn Lre nominal.
recommended operating conditions








1Y IA IB 2Y 2A 2B GND
positive logic: Y A + B
Supply Voltage Vcc: SN5402 Circuits
SN7402 Circuits
Normalized Fan-Out From Each Output. N . .
MIN NOM MAX UNIT
4 5 5 5.5 V
4.75 5 5.25 V
J . 10
^: SN5402 Circuits . -55 25 125 C
uunui >..i luiu . ...... 0 25 70
o
- I









Logical 1 input vol lace required
3t either input terminal to ensure
logical 0 level at output
8 VCC= MIN 2 V
vin!0)
Logical 0 input voltoge required
at both input terminals to ensure
logical 1 level at output
9 Vcc= MIN 0.8 V


















' 0-4 V -1.6 mA
'Ml)





= 2.4 V 40 wA
VCC' MAX, Vin=5.5V 1 mA




'CCIOi Logic.il 0 level supply current 14 4.C.
'
'** Vin
= 5 V 14 27 mA
'ccdi Logical 1 levil supply curie.m 14 V'cc
-
MAX. V|n
= 0 8 16 mA
switching characteristics, Vqq
= 5 V, TA




TEST CONDITIONS MIN TYP MAX UNIT
rpd0 Propagation deldy
tmi" to logical 0 level 65
CL= 15 pF.
nL- 400 n 8 15 ns
*pd1 Propagation dcldy
tir--.i' 'o to -iraf 1 le.-el G5- |CL = 15 l-F. RL 400 11 12 22 ns
t For condition* shown as M[N or MA \r use rho appropriate value specified under recommended operating conditions for the applicable
device type.
\ AM typical values arc at V
= 5 V, Tft
* 25C.
Not mori* than one output should do shorted at s time.
-SEE ORDERING INSTRUCTIONS PAGE 1-1-










1. J - JI . J2 .
J*
2. K = KI . K2 . K*.
3. Tn
= Bit tn-..? before clock Dulse.
4. tn + i
= Bit time after deck pulse.
5. If inputs j* or K* are not used
they must be grounded.









Ki CLOCK P,tr Vcc CLEAR NC JI
V, P=;tSt f CLC









positive logic: Low input to preset sets Q to logical 1
Low input to clear sets Q to logical 0
Preset or clear function can occur only
when clock input is low.
These monolithic, edge-triggered J-K flip-flops feature gated inputs, direct clear and preset inputs, and ccmplsmertery
Qand Q outputs. Input information is transferred to the outputs on the positive edge of the deck pulse.
Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse, and after the clock input threshold
voltage has been passed, the gated inputs are locked out.
These flip-flops are ideaily suited for medium- to high-speed applications and can result in a significant saving in system
power dissipation and package count where input gating is required.
recommended operating conditions
Supply Voltage Vcc: S.N5470 Circuits
SN7470 Circuits
Operating Free-Air Temperature Range, Ta: SN5470 Circuits
SN7470 Circuits
Normalized Fan-Out From Each Output, N
Clock Pulse Transition Time to Logical 1 Level, ti (clock) 'See Figure 68)
Width of Clock Pulss, tp(c|ock) (See Figure C8)
Width of Preset Pulse, tp(presetj (See Figure 67)
Width of Clear Pulse, tp(c|ear) (See Figure 67)
MiN NOM MAX UNIT
4.5 5 5.5 v
4.75 5 5.25 V
-55 25 125 =c






CIRCUIT TYPES 5N5470, SII7470
EDGt-TRIGGEHED J-K FLIP-TLO^S




TEST CONDITIONS* MIN TYPt MAX UNIT
Input voltage required to






"" MIN 2 V
Input voltage required to






" MIN 0.3 V
vout[1) Logical 1 output voltcrje 36 VCc = MIN, l|0Bd='OOpA
"
2.4 3.5 V
vout(0) Logical 0 output voltaic 37 Vcc
= WIN. 'sink
=" 16 mA C.22 0.4 V
Logical 0 level input current at J1,
l'nl0)
J2, J*, J1.K2, K\ or clock
33 Vcc
= MAX, Vin = 0.4V -1.6 mA
Logical 0 level input current at
preset or clear
38 Vcc
= MAX, Vln = 0.4 V -3 2 mA
Logical 1 level input current at JI,
mil)




- 2.4 V 4 0 i pA
VCC
= r.'.AX. Vin
= 5.5V i mA
Logical 1 level input current




= 2.4 V r.Zs fA
VCC
- MAX, Vjn = 5.5 V i rr.A





'CC Supply current 30 Vrc = MAX, V;
- 5 V 13 ?S mA
rui wOrnJiLiuna E.ujvi, oi tVilN ut Eif\'F., uw mc d^pfopnac-j value spectiiea unaer recomnienaeo operating conditions tor The applicable
device type
% AM tvpic3l values are at Vcc
= 5 V, Tft
a 25 C.
3 Not more than one output should be shorted at e time.
switch ng characteristics, Vcc






TEST CONDITIONS MIN TYP
1
MAX UNIT
'clock Maximum clock frequency 63 C|_
= 15 pF, RL =400n 20 35 MHz
'setup
Minimum input setup t;me 63 CL
= 15 pF, RL
= 400 a. 10 20 ns
'hold Minimum input hold time 63 CL'-=-15pF, RL
= 4oon 0 5 ns
ipdl
Propagation delay time to logical 1
level from clear or preset to
output
67 CL=15pF, RL=40on 50 ns
tpdO
Propagation delay time to logical 0
level from clear or preset to
output
67 CL= 15pF, RL
= 40on 50 ns
1pd1
Propagation delay time to logical 1
level from clock to output
63 CL-15pF, RL
= 400f! 10 27 50 ni
'pdO
Propagation delay time to logical 0
level from clock to output
68 CL 15 pF, RL
- 400 n 10 18 50 ns
